

Table of Contents

Part 1: Audio Power Amplifier Basics

1. Introduction

- 1.1 Organization of the book
- 1.2 The role of the power amplifier
- 1.3 Basic performance specifications
- 1.4 Additional performance specifications
- 1.5 Output voltage and current
- 1.6 Basic amplifier topology
- 1.7 Summary

2. Power Amplifier Basics

- 2.1 About transistors
- 2.2 Circuit building blocks
- 2.3 Amplifier design analysis

3. Power Amplifier Design Evolution

- 3.1 The basic power amplifier
- 3.2 Adding input stage degeneration
- 3.3 Adding a Darlington VAS
- 3.4 Input stage current mirror load
- 3.5 The output Triple
- 3.6 Cascoded VAS
- 3.7 Paralleling output transistors
- 3.8 Higher power amplifiers
- 3.9 Crossover distortion
- 3.10 Performance summary
- 3.11 Completing an amplifier
- 3.12 Summary

4. Negative Feedback Compensation and Slew Rate

- 4.1 How negative feedback works
- 4.2 Input-referred feedback analysis
- 4.3 Feedback compensation and stability
- 4.4 Feedback compensation principles
- 4.5 Evaluating loop gain
- 4.6 Evaluating stability
- 4.7 Compensation loop stability
- 4.8 Slew rate

5. Amplifier Classes, Output Stages and Efficiency

- 5.1 Class A, AB and B operation
- 5.2 The complementary emitter follower output stage
- 5.3 Output stage efficiency
- 5.4 Complementary feedback pair output stages
- 5.6 Stacked output stages
- 5.7 Classes G and H
- 5.8 Class D

6. Summary of Amplifier Design Considerations

- 6.1 Power and loads
- 6.2 Sizing the power supply
- 6.3 Sizing the output stage
- 6.4 Sizing the heat sink
- 6.5 Protecting the amplifier and loudspeaker
- 6.6 Power and ground distribution
- 6.7 Other considerations

Part 2: Advanced Power Amplifier Design

7. Input and VAS Circuits

- 7.1 Single-ended IPS-VAS
- 7.2 JFET input stages
- 7.3 Complementary IPS and push-pull VAS
- 7.4 Unipolar input stage and push-pull VAS
- 7.5 Input common mode distortion
- 7.6 Early effect
- 7.7 Baker clamps
- 7.8 Amplifier noise

8. DC Servos

- 8.1 Origins and consequences of DC offset
- 8.2 DC servo basics
- 8.3 The servo is in the signal path
- 8.4 DC offset detection and protection
- 8.5 DC servo example
- 8.5 Eliminating the input coupling capacitor
- 8.7 DC servo design issues and nuances

9. Advanced Forms of Feedback Compensation

- 9.1 Understanding stability issues
- 9.2 Miller compensation
- 9.3 Two-pole compensation
- 9.4 Miller input compensation
- 9.5 Transitional Miller compensation
- 9.6 The summing node pole

10. Output Stage Design and Crossover Distortion

- 10.1 The class AB output stage
- 10.2 Static crossover distortion
- 10.3 Optimum bias and bias stability
- 10.4 Output stage driver circuits
- 10.5 Output transistor matching considerations
- 10.6 Dynamic crossover distortion
- 10.7 The output emitter resistors
- 10.8 Output networks
- 10.9 Output stage frequency response and stability
- 10.10 Sizing the output stage
- 10.11 Delivering high current
- 10.12 Driving paralleled output stages
- 10.13 Advanced output transistors

11. MOSFET Power Amplifiers

- 11.1 MOSFET types and characteristics
- 11.2 MOSFET advantages and disadvantages
- 11.3 Lateral vs. vertical power MOSFETs
- 11.4 Parasitic oscillations
- 11.5 Biasing power MOSFETs
- 11.6 Crossover distortion
- 11.7 Driving power MOSFETs
- 11.8 Paralleling and matching MOSFETs
- 11.9 Simulating MOSFET power amplifiers
- 11.10 A MOSFET power amplifier design

12. Error Correction

- 12.1 Feedforward error correction
- 12.2 Hawksford error correction
- 12.3 Error correction for MOSFET output stages
- 12.4 Stability and compensation
- 12.5 Performance and design issues
- 12.6 Circuit refinements and nuances

13. Other Sources of Distortion

- 13.1 Distortion mechanisms
- 13.2 Early effect distortion
- 13.3 Junction capacitance distortion
- 13.4 Grounding distortion
- 13.5 Power rail distortion
- 13.6 Input common mode distortion
- 13.7 Resistor distortion
- 13.8 Capacitor distortion
- 13.9 Inductor and magnetic distortions
- 13.10 Magnetic induction distortion
- 13.11 Fuse, relay and connector distortion
- 13.12 Load induced distortion
- 13.13 EMI induced distortion
- 13.14 Thermally induced distortion (memory distortion)

Part 3: Real World Design Considerations

14. Output Stage Thermal Design and Stability

- 14.1 Power dissipation vs. power and load
- 14.2 Thermal design concepts and thermal models
- 14.3 Transistor power ratings
- 14.4 Sizing the heat sink
- 14.5 The bias spreader and temperature compensation
- 14.6 Thermal bias stability
- 14.7 Thermal lag distortion
- 14.8 ThermalTrak™ power transistors

15. Safe Area and Short Circuit Protection

- 15.1 Power transistor safe operating area
- 15.2 Output stage safe operating area
- 15.3 Short circuit protection
- 15.4 Safe area limiting circuits
- 15.5 Testing safe area limiting circuits

- 15.6 Protection circuits for MOSFETs
- 15.7 Protecting the driver transistors
- 15.8 Loudspeaker protection circuits

16. Power Supplies and Grounding

- 16.1 The design of the power supply
- 16.2 Sizing the transformer
- 16.3 Sizing the rectifier
- 16.4 Sizing the reservoir capacitors
- 16.5 Rectifier speed
- 16.6 Regulation and active smoothing of the supply
- 16.7 SPICE simulation of power supplies
- 16.8 Soft-start circuits
- 16.9 Grounding Architectures
- 16.10 Radiated magnetic fields
- 16.11 Safety circuits
- 16.12 DC on the mains
- 16.13 Switching power supplies

17. Clipping Control and Civilized Amplifier Behavior

- 17.1 The incidence of clipping
- 17.2 Clipping and sticking
- 17.3 Negative feedback and clipping
- 17.4 Baker clamps
- 17.5 Soft clipping
- 17.6 Current limiting
- 17.7 Parasitic oscillation bursts
- 17.8 Optional output impedance

18. Interfacing the Real World

- 18.1 The amplifier-loudspeaker interface
- 18.2 EMI ingress – antennas everywhere
- 18.3 Input filtering
- 18.4 Input ground loops
- 18.5 Mains filtering
- 18.6 EMI egress
- 18.7 EMI susceptibility testing

Part 4: Simulation and Measurement

19. SPICE Simulation

- 19.1 Linear Technologies LTspice®
- 19.2 Schematic capture
- 19.3 DC, AC and transient simulation
- 19.4 Distortion analysis
- 19.5 Noise analysis
- 19.6 Controlled Voltage and Current Sources
- 19.7 Swept and Stepped simulations
- 19.8 Plotting results
- 19.9 Subcircuits
- 19.10 SPICE models
- 19.11 Simulating a power amplifier

20. SPICE Models and Libraries

- 20.1 Verifying SPICE Models
- 20.2 Tweaking SPICE Models
- 20.3 Creating a SPICE model
- 20.4 JFET models
- 20.5 Vertical Power MOSFETs
- 20.6 Linear Technologies LTspice VDMOS models
- 20.7 The EKV model
- 20.8 Hybrid VDMOS-EKV model
- 20.9 Lateral power MOSFETs
- 20.10 Installing models

21. Audio Instrumentation

- 21.1 Basic audio test instruments
- 21.2 Dummy loads
- 21.3 Simulated loudspeaker loads
- 21.4 THD analyzer
- 21.5 PC-based instruments
- 21.6 Purpose-built test gear

22. Distortion and its Measurement

- 22.1 Nonlinearity and its consequences
- 22.2 Total Harmonic Distortion
- 22.3 SMPTE IM
- 22.4 CCIF IM
- 22.5 TIM and SID
- 22.6 PIM
- 22.7 IIM
- 22.8 Multi-tone Intermodulation distortion (MIM)
- 22.9 Highly sensitive distortion measurement
- 22.10 Input-referred distortion analysis

23. Other Amplifier Tests

- 23.1 Measuring damping factor
- 23.2 Sniffing parasitic oscillations
- 23.3 EMI ingress susceptibility
- 23.4 Burst power and peak current
- 23.5 PSRR tests
- 23.6 Low-frequency tests
- 23.7 Back-feeding tests

Part 5: Topics in Amplifier Design

24. The Negative Feedback Controversy

- 24.1 How negative feedback got its bad rap
- 24.2 Negative feedback and open-loop bandwidth
- 24.3 Spectral Growth Distortion
- 24.4 Global versus local feedback
- 24.5 Timeliness of correction
- 24.6 EMI from the speaker cable
- 24.7 Stability and burst oscillations
- 24.8 Clipping behavior

- 25. Amplifiers without Negative Feedback**
 - 25.1 Design tradeoffs and challenges
 - 25.2 Additional Design Techniques
 - 25.3 An example design with no feedback
 - 25.4 A feedback design with wide open-loop bandwidth

- 26. Balanced and Bridged Amplifiers**
 - 26.1 Balanced input amplifiers
 - 26.2 Bridged amplifiers
 - 26.3 Balanced amplifiers

- 27. Integrated Circuit Power Amplifiers and Drivers**
 - 27.1 Introduction
 - 27.2 The Gain Clones
 - 27.3 The Super Gain Clone
 - 27.4 Integrated circuit drivers
 - 27.5 An integrated circuit bias controller
 - 27.6 Summary

Part 6: Class D Audio Amplifiers

- 28. Class D Audio Amplifiers**
 - 28.1 How Class D Amplifiers Work
 - 28.2 Buck converters
 - 28.3 Class D Output stages
 - 28.4 Summary

- 29. Class D Design Issues**
 - 29.1 Sources of Distortion
 - 29.2 Bus Pumping
 - 29.3 Power Supply Rejection
 - 29.4 Power Supplies for Class D Amplifiers
 - 29.5 The Output Filter and EMI
 - 29.6 Negative Feedback
 - 29.7 Damping Factor and Load Invariance
 - 29.8 Summary

- 30. Alternative Class D Modulators**
 - 30.1 Self-oscillating Loops
 - 30.2 Sigma-delta Modulators
 - 30.3 Digital Modulators

- 31. Class D Measurement, Performance and Efficiency**
 - 31.1 Hybrid Class D
 - 31.2 Measuring Class D Amplifiers
 - 31.3 Achievable Performance